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Abstract. The paper presents two novel realizations of
voltage-mode first-order all-pass filters. Both circuits use
single universal voltage conveyor (UVC), single capaci-
tor, and two grounded resistors. Using the two NMOS
transistors-based realizations of the electronic resistor with
two symmetrical power supplies, presented all-pass filter cir-
cuits can be easily made electronically tunable. Proposed
filter structures provide both inverting and non-inverting
outputs at the same configuration simultaneously and they
have high-input and low-output impedances that are desired
for easy cascading in voltage-mode operations. The non-
idealities of the proposed circuits are also analyzed and com-
pared. The theoretical results of both circuits are verified by
SPICE simulations using TSMC 0.35 µm CMOS process pa-
rameters. Based on the evaluation, the behavior of one of the
circuits featuring better performance was also experimen-
tally measured using the UVC-N1C 0520 integrated circuit.
Keywords
All-pass filter, analog signal processing, MOSFET-C
circuit, universal voltage conveyor, voltage-mode.
1. Introduction
First-order all-pass filters (APFs) are widely used to
shift the phase of an input signal while keeping the ampli-
tude constant over the frequency range of interest. For the
voltage-mode (VM) all-pass filters high-input impedance is
important, if these circuits are used as a load to another
analog filter in the signal-processing path for compensat-
ing phase shifts. Due to this property, there is no need
for an additional buffer or current conveyor for cascading
which decreases the number of active elements in the de-
sign. In the current technical literature huge number of pa-
pers deal with VM APFs [1]–[14] (and the references cited
therein), however, not all of them have high-input or low-
output impedance, hence, are not suitable for cascading. For
example, cascadable circuits in [1] and [2] employing dif-
ferential voltage current conveyors (DVCCs) and grounded
passive elements require critical capacitor matching condi-
tion that is definitely a disadvantage of these solutions. This
is eliminated in circuits [3]–[5] that feature with high-input
and low-output impedance. However, the disadvantage of
the circuits proposed in [1]–[5] is that two active elements
always have to be used, which is not that economical. In
grounded capacitor-based all-pass filters using single dual-
output second-generation CC [6] or single DVCC [7] resis-
tor matching is required. All-pass filters in [8] and [9] using
canonic number of passive and active elements (i.e. single
resistor, single capacitor, and single DDCC) can be men-
tioned as example. Unfortunately, both circuits do not fea-
ture with high-input impedance. The resistorless VM APF
using two DVCCs and a single grounded capacitor is pre-
sented in [10], however, it also suffers from a lack of high-
input impedance. Another all-pass filter [11] employing DD-
CCs and grounded passive elements is cascadable and suit-
able for integrated circuit (IC) implementation, but the use
of two active elements increases the chip area of the circuit.
Papers [12]–[14] present such compact all-pass filters that
realize both inverting and non-inverting responses simulta-
neously. All the mentioned circuits employ floating capaci-
tors. The use of grounded capacitors in [1]–[7] and [9]–[11]
can be seen as an advantage from easier IC implementation
and absorbing parasitic capacitance points of view. How-
ever, using advanced IC technologies the floating capacitor
can also easily be implemented. These new IC technologies
offer a second poly layer (poly2), which also enables the re-
alization of floating capacitors as double poly (poly1-poly2)
capacitors [8]. A floating capacitor can also be implemented
as metal-insulator-metal (MIM) capacitor [6]. They are stan-
dard today and commonly used in analog IC designs.
To the best of the authors’ knowledge, from the men-
tioned circuits, only the solutions in [13] and [14] have high-
input/low-output impedance and provide both inverting and
non-inverting outputs at the same configuration simultane-
ously. Therefore, the aim of this paper is to present new such
APFs that fulfill both above mentioned requirements. For
this purpose the universal voltage conveyor (UVC) is used
that is ideal for such circuit design due to its high-impedance
voltage input and mutually inverse low-impedance voltage
outputs. The behavior of the proposed circuits has been ver-
ified by SPICE and, furthermore, the circuit with better per-
formance was also experimentally measured.
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Fig. 1. (a) Circuit symbol of the UVC, (b) model of the UVC
including parasitic elements.
Generation/type Interconnected
xVCI W and ZP
xVCII W and ground
xVCIII W and ZN
Tab. 1. Configuration of UVC to realize required generation of
VC.
2. Voltage Conveyors
Voltage conveyors have been defined using the duality
principle to current conveyors (CCs) in 1981 [15]. As in
the theory of CCs, also here the first- and second-generation
VCs (VCI, VCII, IVCI, and IVCII) were described [15]–
[17]. The best known VC is the plus-type differential current
voltage conveyor (DCVC+) [18] that is more often labeled
as the current differencing buffered amplifier (CDBA) [19].
Recently, the current-controlled CDBA (CCCDBA) [20], in-
verting CDBA (ICDBA), and current-controlled ICDBA (C-
ICDBA) have also been introduced [21].
Based on the idea of the “universal” active element
[22] and also on the basis of the universal current conveyor
(UCC) [23]–[29], the universal voltage conveyor (UVC)
[13], [17], [26], [30]–[35] was designed and developed, us-
ing the CMOS 0.35 µm technology, under the designation
UVC-N1C 0520 at our workplace, and produced in coopera-
tion with AMI Semiconductor Czech, Ltd., (now ON Semi-
conductor Czech Republic, Ltd.). The circuit symbol of the
UVC is shown in Fig. 1(a). It is defined as a six-port ac-
tive element, which has one voltage input X, two difference
current inputs (YP, YN), two mutually inverse voltage out-
puts (ZP, ZN), and one auxiliary port W. By connecting or
grounding suitable terminals of the UVC, it helps to realize
all existing types of voltage conveyors. In Tab. 1, only the
generations are mentioned. Specific types of voltage con-
veyors can be found in [35]. From Tab. 1, the port W is gen-
erally used to determine the generation of the VC. However,
it can be used as an independent input port of the active ele-
ment. By the modification of the UVC the differential-input
buffered and transconductance amplifier (DBTA) [36]–[38]
has been defined.
Using standard notation, the relationship between port
currents and voltages of a non-ideal UVC can be described
by the following hybrid matrix:
iX
vYP
vYN
iW
vZP
vZN
=

YX α1(s) −α2(s) 0 0 0
0 ZYP 0 δ1(s) 0 0
0 0 ZYN δ2(s) 0 0
0 0 0 YW 0 0
γ1(s) 0 0 0 ZZP 0
−γ2(s) 0 0 0 0 ZZN
 .

vX
iYP
iYN
vW
iZP
iZN
 .
(1)
In (1), YX = sCX +1/RX, YW = sCW +1/RW are para-
sitic admittances and Zk = Rk (k =YP, YN, ZP, ZN) are the
parasitic resistances at relevant terminals of the UVC, re-
spectively, as it is shown in Fig. 1(b). Parameter α j(s) is fre-
quency dependent non-ideal current gain, and δ j(s) and γ j(s)
are frequency dependent non-ideal voltage gains for j = 1,2.
Ideally they are equal to unity and using a single-pole model
[39], they can be defined as:
α j(s) =
αo j
1+ τα j s
, (2a)
δ j(s) =
δo j
1+ τδ j s
, (2b)
γ j(s) =
γo j
1+ τγ j s
. (2c)
Here, αo j is DC current, δo j and γo j are DC voltage
gains of the element, respectively. The bandwidths 1/τα j ,
1/τδ j , and 1/τγ j depend on the fabrication of active devices
and on the order of a few gigarad/s in current technologies
are ideally equal to infinity. At low and medium frequen-
cies i.e., f  (1/(2pi))× min{1/τα j , 1/τδ j , 1/τγ j}, (2a)–
(2c) turn to:
α j(s)∼= αo j = 1+ εαi j , (3a)
δ j(s)∼= δo j = 1+ εδv1 j , (3b)
γ j(s)∼= γo j = 1+ εγv2 j . (3c)
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whereas εαi j is current tracking error, εδv1 j and εγv2 j are volt-
age tracking errors that satisfy the following inequalities
|εαi j |  1, |εδv1 j |  1, and |εγv2 j |  1.
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Fig. 2. Proposed all-pass filters.
3. Proposed All-pass Filters
Proposed VM first-order all-pass filters are shown in
Fig. 2. Both circuits employ one UVC, two resistors and
a capacitor as well. This Section deals with detailed evalua-
tion of their performance.
3.1 First Proposed Circuit
Considering the ideal UVC and assuming R1 = R2 = R,
for the first proposed circuit in Fig. 2(a) routine analysis
yields voltage transfer functions in the following forms:
T1(s) =
Vo1
Vin
=
sCR−1
sCR+1
, (4a)
T2(s) =
Vo2
Vin
=− sCR−1
sCR+1
. (4b)
As it is seen from these equations, both inverting (4a)
and non-inverting (4b) output of VM first-order all-pass filter
can be realized with the same circuit topology.
The phase responses of the filter are given as follows:
ϕ1(ω) = 180◦−2arctg(ωCR), (5a)
ϕ2(ω) =−2arctg(ωCR). (5b)
Hence, the pole frequency can be found as ωp =
1/(CR) and its sensitivity to passive elements is as SωpC,R =
−1. As it is seen from above equations, the proposed config-
uration can provide phase shifting both between 180◦ to 0◦
and 0◦ to -180◦.
Taking into account the non-idealities of UVC, exclud-
ing parasitic resistances and capacitances, the proposed all-
pass filter transfer functions (4a) and (4b) become:
T1(s) =
Vo1
Vin
=
γo1(αo1δo1sCR−αo2δo2)
αo1γo1sCR+1
, (6a)
T2(s) =
Vo2
Vin
=−γo2(αo1δo1sCR−αo2δo2)
αo1γo1sCR+1
. (6b)
and the frequency dependent phase responses are given by:
ϕ1(ω) = 180◦− arctg
(
αo1δo1ωCR
αo2δo2
)
− arctg(αo1γo1ωCR),
(7a)
ϕ2(ω) =−arctg
(
αo1δo1ωCR
αo2δo2
)
− arctg(αo1γo1ωCR).
(7b)
Now, the zero ωz and pole ωp frequencies are not equal
and can be expressed as:
ωz =
αo2δo2
αo1δo1CR
, ωp =
1
αo1γo1CR
. (8)
For an all-pass filter zero frequency ωz is equally im-
portant as the pole frequency ωp. Therefore, careful design
of UVC will be needed.
The active and passive sensitivities of ωz and ωp are
given as:
Sωzαo2,δo2 =−S
ωz
αo1,δo1,C,R
= 1, Sωzγo1,γo2 = 0, (9a)
Sωpαo1,γo1,C,R =−1, S
ωp
δo1,αo2,δo2,γo2
= 0. (9b)
From (9a) and (9b) it is evident that the sensitivities of
active and passive components for both zero ωz and pole ωp
frequencies are unity in relative amplitude.
For a complete analysis of the circuit, it is also impor-
tant to take into account the main parasitic impedances of
the UVC. Considering parasitics shown in (1), except for the
admittance YX, the ideal transfer functions (4a) and (4b) of
the all-pass filter in Fig. 2(a) turn to:
T1(s) =
Vo1
Vin
=
sC[δo1(R2+RYN)(αo1γo1R1+RZP)−
−γo1αo2δo2RYPR1]− γo1αo2δo2R1
(R2+RYN)[sC(RYP+RZP+αo1γo1R1)+1]
,
(10a)
T2(s)=
Vo2
Vin
=−
γo2R1{sC[αo1δo1(R2−RYN)+
+αo2δo2(RYP−RZP)]−αo2δo2}
(R2+RYN)[sC(RYP+RZP+αo1γo1R1)+1]
,
(10b)
(10a) and (10b) show that the voltage gains atω= 0 are
equal to γo1αo2δo2R1/(R2 + RYN) and αo2δo2γo2R1/(R2 +
RYN), respectively, resulting in slightly modified gains.
However, by good design of UVC and precise matching of
resistors R1 and R2 the gain of the filter is equal to 1. From
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(10) the non-ideal zero ωz and pole ωp frequencies including
parasitics can be calculated as:
ωz =
γo1αo2δo2R1
C[δo1(R2+RYN)(αo1γo1R1+RZP)− γo1αo2δo2RYPR1] ,
(11a)
ωp =
1
C(RYP+RZP+αo1γo1R1)
. (11b)
From (11a) and (11b) it is clear that both zero ωz and
pole ωp frequencies are affected by the parasitics and non-
idealities of the active element used, however, they can be
minimized by:
(i) making the αo j, δo j, and γo1 (for j = 1,2) very close to
unity and/or,
(ii) choosing R1RZP and RYP≈RYN and/or,
(iii) choosing R1RYP+RZP.
3.2 Second Proposed Circuit
Assuming again R1 = R2 = R for the second proposed
circuit in Fig. 2(b) and considering the ideal UVC, straight-
forward analysis gives the following voltage transfer func-
tions:
T1(s) =
Vo1
Vin
=
2sCR−1
2sCR+1
, (12a)
T2(s) =
Vo2
Vin
=−2sCR−1
2sCR+1
. (12b)
From (12a) and (12b), the phase responses of the filter
can be derived as:
ϕ1(ω) = 180◦−2arctg(2ωCR), (13a)
ϕ2(ω) =−2arctg(2ωCR), (13b)
from which the pole frequency can be found as ωp =
1/(2CR) and its sensitivity to passive elements is as SωpC,R =
−1. From the above equations it can be seen that the second
proposed configuration also provides phase shifting both be-
tween 180◦ to 0◦ and 0◦ to –180◦.
Assuming non-ideal UVC from (1), excluding para-
sitic resistances and capacitances, the proposed all-pass filter
transfer functions (13a) and (13b) turn to be:
T1(s) =
Vo1
Vin
=
γo1[δo1sCR(αo1+1)−αo2δo2]
sCR(1+αo1)+1
, (14a)
T2(s) =
Vo2
Vin
=−γo2[δo1sCR(αo1+1)−αo2δo2]
sCR(1+αo1)+1
. (14b)
The frequency dependent phase responses are given as
follows:
ϕ1(ω) = 180◦− arctg
(
δo1ωCR(αo1+1)
αo2δo2
)
−
−arctg[ωCR(1+αo1)], (15a)
ϕ2(ω) =−arctg
(
δo1ωCR(αo1+1)
αo2δo2
)
−
−arctg[ωCR(1+αo1)]. (15b)
The zero ωz and pole ωp frequencies of the filter in
Fig. 2(b) can be expressed as:
ωz =
αo2δo2
δo1CR(αo1+1)
, ωp =
1
CR(1+αo1)
, (16)
that differ from each other again, as in the circuit from
Fig. 2(a). Hence, to receive ωz = ωp careful and precise
design of UVC is needed to obtain unity current and voltage
gains.
The active and passive sensitivities of ωz and ωp can be
calculated as:
Sωzαo2,δo2 =−S
ωz
δo1,C,R
= 1, Sωzαo1 =−
αo1
αo1+1
, Sωzγo1,γo2 = 0.
(17a)
SωpC,R =−1, S
ωp
αo1 =−
αo1
αo1+1
, Sωpδo1,γo1,αo2,δo2,γo2 = 0. (17b)
From (17a) and (17b) it is evident that the sensitivities
of active and passive components for both zero ωz and pole
ωp frequencies are again not larger than unity in relative am-
plitude. Hence, the second proposed filter also shows low
sensitive performance.
Taking into account the main parasitic impedances of
the UVC in (1), except for the admittance YX, the ideal trans-
fer functions (12a) and (12b) change to:
T1(s) =
Vo1
Vin
=
γo1R1{sC[δo1(R2+RYN)(1+αo1)−
−αo2δo2RYP]−αo2δo2}
(R2+RYN){sC[R1(1+αo1)+RYP]+1} ,
(18a)
T2(s) =
Vo2
Vin
=−
γo2R1{sC[δo1(R2+RYN)(1+αo1)−
−αo2δo2RYP]−αo2δo2}
(R2+RYN){sC[R1(1+αo1)+RYP]+1} .
(18b)
From Eqs. (18a) and (18b) can be seen that the volt-
age gains at ω= 0 are equal to previous circuit ones, i.e.
γo1αo2δo2R1/(R2 +RYN) and αo2δo2γo2R1/(R2 +RYN), re-
spectively. By good design of UVC and for precisely
matched resistors R1 and R2 the gain of the filter is equal
to unity. The non-ideal zero ωz and pole ωp frequencies in-
cluding parasitics can be calculated as:
ωz =
αo2δo2
C[δo1(R2+RYN)(1+αo1)−αo2δo2RYP] , (19a)
ωp =
1
C[R1(1+αo1)+RYP]
. (19b)
Equations (19a) and (19b) clearly show that both zero
ωz and pole ωp frequencies are again partly affected by the
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parasitics and non-idealities of the UVC. However, they can
be minimized by making the αo j and δo j (for j = 1,2) very
close to unity and/or choosing 2R2RYN and RYP≈RYN,
and/or choosing R1RYP.
MR1
Vin
MR2
Iin
RMOS
+VC
–VC
Fig. 3. Grounded resistor using two NMOS and two symmetri-
cal power supplies [11], [41].
Both circuits have the advantage of employing
grounded resistors, which enables to use a simple realization
of the electronic resistor based on two NMOS transistors as
it is shown in Fig. 3 [11], [41] and its resistance can be cal-
culated as follows:
RMOS =
Vin
Iin
=
L
2µCOXW (VC−VT) . (20)
Here, µ is carrier mobility, COX is the gate capacitance
per unit area, VT is threshold voltage, and W and L are the
channel width and length, respectively.
4. Simulations and Measurements
To verify the theoretical study, the behavior of both pro-
posed VM all-pass filters has been verified by SPICE simu-
lations. The CMOS implementation of the UVC bases on
the input stage of the current differencing transconductance
amplifier (CDTA) [40] and voltage buffer/inverting voltage
buffer of the ICDBA [21], and is shown in Fig. 4 [14]. The
input stage is formed by transistors M1–M24, transistors
M25–M31 form the voltage buffer, and the inverting volt-
age buffer consists of transistors M32–M40. For this pur-
pose the transistors are modeled by the TSMC 0.35 µm level
3 CMOS process parameters (Tab. 2). The transistor dimen-
sions are listed in Tab. 3. The DC power supply voltages are
equal to ±2.5 V and bias currents IO are 100 µA.
The transistor aspect ratios of the MOSFET-based elec-
tronic resistors in Fig. 3 are chosen as W = 2 µm and L =
2 µm. For the control voltages VC ={0.89; 1.04; 1.25} V,
the values of RMOS are {16; 10; 6.8} kΩ, respectively. The
value of the capacitors C for the first and second circuit in
Fig. 2 have been chosen as 20 pF and 10 pF, respectively.
The ideal and simulated gain and phase responses and elec-
tronical tunability of both circuits are shown in Fig. 5. The
pole frequency of the proposed filters is varied via control
voltages of VC. In this case the pole frequency of both fil-
ters is f0 ∼= {0.5; 0.795; 1.17} MHz, respectively. From the
simulation results it can be seen that there is a roll-off in the
phase responses for both circuits on both outputs at high-
frequency region. However, the phase characteristics of both
proposed filters are in close proximity to the ideal ones. The
drop off in the gain is mainly caused by the non-ideal volt-
age transfers δo1 and δo2 that are 0.888 and 0.884, respec-
tively. Total harmonic distortion (THD) variations with re-
spect to amplitudes of the applied sinusoidal input voltages
at 795 kHz are shown in Fig. 6. An input with the ampli-
tude of 180 mV yields THD values of 3.67 % and 3.71 %
for the first and second outputs of the first proposed filter
in Fig. 2(a), respectively. For the second proposed filter in
Fig. 2(b) with respect to same amplitude of 180 mV input
volatge, the THD values are 2.68 % and 2.70 % for the first
and second outputs, respectively. The simulated filters power
dissipation is 5.84 mW.
.MODEL CMOSN NMOS (LEVEL = 3 TOX = 7.9E–9
+ NSUB = 1E17 GAMMA = 0.5827871 PHI = 0.7
+ VTO = 0.5445549 DELTA = 0 UO = 436.256147
+ ETA = 0 THETA = 0.1749684
+ KP = 2.055786E–4 VMAX = 8.309444E4
+ KAPPA = 0.2574081 RSH = 0.0559398 NFS = 1E12
+ TPG = 1 XJ = 3E–7 LD = 3.162278E–11
+ WD = 7.046724E–8 CGDO = 2.82E–10
+ CGSO = 2.82E–10 CGBO = 1E–10
+ CJ = 1E–3 PB = 0.9758533 MJ = 0.3448504
+ CJSW = 3.777852E–10 MJSW = 0.3508721)
.MODEL CMOSP PMOS (LEVEL = 3 TOX = 7.9E–9
+ NSUB = 1E17 GAMMA = 0.4083894 PHI = 0.7
+ VTO = –0.7140674 DELTA = 0 UO = 212.2319801
+ ETA = 9.999762E–4 THETA = 0.2020774
+ KP = 6.733755E–5 VMAX = 1.181551E5
+ KAPPA = 1.5 RSH = 30.0712458 NFS = 1E12
+ TPG = –1 XJ = 2E–7 LD = 5.000001E–13
+ WD = 1.249872E–7 CGDO = 3.09E–10
+ CGSO = 3.09E–10 CGBO = 1E–10
+ CJ = 1.419508E–3 PB = 0.8152753 MJ = 0.5
+ CJSW = 4.813504E–10 MJSW = 0.5)
Tab. 2. 0.35 µm TSMC CMOS parameters.
PMOS transistors W(µm)/L(µm)
M3–M8, M10, M15–M18, M20 28.0/0.7
M25, M26, M34, M35 4.0/0.5
M27, M36 10.0/0.5
M32, M33 2.1/1.0
NMOS transistors W(µm)/L(µm)
M1, M2, M9, M11–M14, M19, M21–M24 14.0/0.7
M28, M29, M37, M38 0.8/0.5
M30, M31, M39, M40 10/0.5
Tab. 3. Transistor dimensions of the UVC.
Using the INOISE and ONOISE statements, the input
and output noise behavior for both responses of both filters
with respect to frequency have also been simulated, as it is
shown in Fig. 7. For the first proposed filter, the equiva-
lent input/output noises for both responses at operating fre-
quency ( f0 ∼= 795 kHz) are found as 80.1/47.6 nV/
√
Hz and
92.3/51.9 nV/
√
Hz, respectively. For the second proposed
filter, the equivalent input/output noises for both responses
at same operating frequency are found as 80.9/51.1 nV/
√
Hz
and 83.9/51.9 nV/
√
Hz, respectively.
RADIOENGINEERING, VOL. 20, NO. 1, APRIL 2011 15
VDD
VSS
M26
M28 M29
M25
ZP
M30
M31VB
M35
M37 M38
M34
ZN
M39
M40
M36
VB
M27
M32
M33
M1
M3
M7 M8
M5 M6
M11 M12
M13 M14
M20
M19
M17 M18
M15 M16
M21 M22
M23 M24
M4
M2
YN
M10
M9
YP XW
IO
IO
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Fig. 5. Ideal (black solid) and simulated gain and phase char-
acteristics of the proposed: (a) inverting and (b) non-
inverting VM first-order all-pass filters.
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Fig. 6. THD variation for both responses of both proposed all-
pass filters against applied input voltage.
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Fig. 8. Measured gain and phase characteristics of the second
proposed inverting and non-inverting VM first-order all-
pass filter in Fig. 2(b): (a) T1(s), (b) T2(s).
Fig. 9. The prototype PCB of the filter from Fig. 2(b).
From the simulation results presented above it is evi-
dent that the second proposed filter in Fig. 2(b) shows better
performance such as lower roll-off in the phase responses
at high-frequency region and better THD. Therefore, in or-
der to confirm these simulation results, the behavior of the
second proposed UVC-based all-pass filter from Fig. 2(b)
has also been verified by experimental measurements using
network analyzer Agilent 4395A. In the measurements the
UVC-N1C 0520 [26], [35] integrated circuit has been used
whose power dissipation is 95.7 mW. For the pole frequency
of 795 kHz the capacitor and resistors have been chosen as
follows: C = 100 pF and R1 = R2 = 1 kΩ. In this case a 90◦
phase shift is at f0 ∼= 746.4 kHz and the results are shown
in Fig. 8. The lower value of the pole frequency is caused
by the behavior of the real UVC [26], [35], however, the real
behavior of the filter is still very satisfactory. The developed
PCB (printed circuit board) is shown in Fig. 9.
5. Conclusion
In this paper, two novel voltage-mode first-order all-
pass filters with high-input and low-output impedances are
presented. The high-input and low-output impedances are
desired for easy cascading in VM operations. Due to unique
internal structure of the active element used, both proposed
filters provide both of inverting and non-inverting outputs at
the same configuration. Even if the presented circuits require
resistor matching condition, it should be noted that in the
current IC technology it is possible to match resistors with
much better precision than 0.1 % [42]. The use of grounded
resistors in both circuits is very advantagous. It enables to
use a simple realization of MOSFET-based electronic resis-
tors, which allows easy tuning of pole frequency in both so-
lutions. The proposed filters provide a wide range of fre-
quency response, which is confirmed by SPICE simulations.
Moreover, using the fabricated UVC-N1C 0520 prototype,
the behavior of the second proposed filter is also experimen-
tally measured.
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